


MS-7C58 Ver:10

- CPU:**
AMD AM4
- System Chipset:**
Promontory A320 / B450
(Value DIY or System Builder)
- Main Memory:**
DDR IV * 2 MAX:64 GB
- VRM**
RT8894 3+2
- On Board Chipset:**
LPC Super I/O --NCT6797D
LAN RTL8111H
Azalia CODEC - Realtek ALC892
- Expansion Slots:**
From CPU
PCI Express X16 Slot * 1
PCI Express X1 Slot * 2
PCI Slot * 1
M.2 Slot * 1
- OCF IC:**
UP6273

FUSION BLOCK DIAGRAM



01 Block Diagram	37 DDR Power-RT8231AGQW
02 Cover Sheet	38 CPU Power 1P8_S0/S5
03 FM4 DDR4 I/F	39 CPU Power VDDP
04 AM4 PCIE/SATAE	40 PWRGD
05 AM4 Display/Audio	41 CPU Power RT8894 3+2 Phase
06 AM4 SVI/ACPI/GPIO	42 CPU Power Phase 1-3
07 AM4 LPC/SPI/USB/CLK/STRAP	43 CPU Power NB Phase 1-2
08 AM4 Power/RTC Power/ 09 AM4 GND	44 CPU Power NB Switch/NCT3933
10,11 DDR4-DIMM CH-A/B	45 CPU_PWR_CONN
12,13 DDR4-POWER/GND	46 ATX/Front Panel
14 Promontory-PCIE/SATA/SATAE	47 ALL LED Control
15 Promontory-USB/OC	48 RTC Circuit / Moat Cap
16 Promontory-CLK/ACPI/GPIO	49 HDMI Connector
17 Promontory-Power / 18 Promontory-GND	50 M2
19 PCIE X16/X1 SLOT	51 BOM Option
20 ASM1083 PCI Bri.	52 History
21 PCI Slot/PCIE X1 Slot	53 Power Sequence
22,23 SIO NCT6797D COM/LPT/HWM	54 Power Delivery
24 CPU/SYS FAN + PS2	55 GPIO MAP
25 LAN-RTL8111H	
26,27 Audio ALC892	
28 Rear USB2.0 + USB Power	
29 Rear USB 3.1 GEN1	
30 Front USB2.0 + 3.1 GEN1	
31 SATA Connector	
32 DVI Connector	
33 DP to VGA ITE6516	
34 ACPI uPI-5VDIMM&3VSB	
35 PM-1.05V/GS7133-2.5V	
36 DDR PWR VPP25	




Table 6. DRAM Memory Interface Pin Descriptions (Continued)

Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
MA_ZVDDIO_MEM_S3, MB_ZVDDIO_MEM_S3	A	Compensation Resistor to VDDIO_MEM_S	X				
MA_ZVSS, MB_ZVSS	A	DRAM Compensation Resistor to VSS	X	X	X	X	X










Table 4. Digital Display Interface (DDI) Pin Descriptions

Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
DP0_TXP[3:0], DP0_TXN[3:0], DP1_TXP[3:0], DP1_TXN[3:0], DP2_TXP[1:0], DP2_TXN[1:0]	O-PCIe-D	DisplayPort Differential Transmitter	X	X		X	
DP2_TXP[3:2], DP2_TXN[3:2]	O-PCIe-D	DisplayPort Differential Transmitter	X			X	
DP0_AUXP, DP0_AUXN, DP1_AUXP, DP1_AUXN, DP2_AUXP, DP2_AUXN ¹	B-IO18-D	DisplayPort Auxiliary Channel	X	X		X	
DP0_HPD, DP1_HPD, DP2_HPD ²	I-IO18-S	DisplayPort Hot Plug Detect	X	X		X	
DP_AUX_ZVSS	A	Compensation Resistor to VSS	X				
DP_ZVSS	A	Compensation Resistor to VSS	X				

Notes:

1. DisplayPort Auxiliary Channel pins are dual-mode pins and are 3.3V tolerant. In I2C mode AUXP pins change to SCL, and AUXN pins change to SDA. During this operation the pin type is B-IO33-OD.
2. Hot Plug Detect pins are 3.3V tolerant.

For HDMI

For DVI

2019/4/10
DDI routing passed to follow up PM spec

For DP to VGA

No function for Type1

K14 PIN: 有HDMI SPEC的話需Pull-up ENABLE功能



Table 5. LCD Power Interface Pin Descriptions


Signal Name	Type	Description	Processor Types				
			0	1	2	3	4
DP_BLON	O-IO18-S	Display Panel Backlight Enable	X	X		X	
DP_DIGON	O-IO18-S	Display Panel Power Enable	X	X		X	
DP_STEREOSYNC	B-IO18-S	Signal used to drive active shutter glasses for stereoscopic 3D viewing on 120-Hz panels.	X	X		X	
DP_VARY_BL	O-IO18S	Display Backlight Brightness Control	X	X		X	

Strapping Options

2019/5/14
R349 & R343 passed to follow up PM's spec

	R349	R343
01s	X	●
02s	●	X
03s	●	X

	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator (Default)	SPI ROM (Default)
PULL LOW	LPC device Boot Fail Timer Disabled (Default)	Configured for External clock generator ????	LPC ROM (Default)



	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode

	RTCCCLK
PULL HIGH	RTC Coin Battery is on board (Default)
PULL LOW	RTC Coin Battery is not on board

2019/5/2
R2387 is added by Ryan's comment






Table 7. Clock Pin Descriptions (Continued)

Signal Name	Type	Description	Processor Types
GFX_CLKP	O-ROZT5-D	PCIe Graphics Slot Clock	0 1 2 3 4
GFX_CLKN	B-ROZT5-D	PCIe Graphics Slot Clock	X X X X X
GPP_CLKP	B-ROZT5-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKN	B-ROZT5-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKP2	B-ROZT5-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKN2	B-ROZT5-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKP3	B-ROZT5-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
GPP_CLKN3	B-ROZT5-D	PCIe Expansion 100-MHz Reference Clock	X X X X X
X48M_X1	I40VPS5-4	48-MHz Crystal Clock 1 Notes: Power rail must be tied to 30-5V or 50-5V.	X X X X X
X48M_X2	I40VPS5-4	48-MHz Crystal Clock 2 Notes: Power rail must be tied to 30-5V or 50-5V.	X X X X X
X32K_X1	I40VPS5-4	32-kHz Real Time Clock Crystal Oscillator Input Notes: Input must be active at all times.	X X X X X
X32K_X2	I40VPS5-4	32-kHz Real Time Clock Crystal Oscillator Input Notes: Input must be active at all times.	X X X X X
RTCCCLK	O-RO185-5	Real Time Clock 32-kHz Output	X X X X X
	O-RO185-5	Real Time Clock 32-kHz Output	X X X X X



SPI ROM (1.8V)

2019/5/8
R492, R525 are changed to 0ohm to short copper by cost reduction.



2019/4/11
R537, C397, C459, U49, R529, C456, C464, R536, R535, C453 are deleted by Ryan's comment

C232
C229

Figure 1: Schematic diagram of the proposed 2D CNN architecture. The diagram shows two main input paths: VCORE and VCCP_NB. The VCORE path has four parallel branches, each with a 3x3 convolutional layer (C233, C243, C253, C215) followed by a 3x3 max pooling layer (C894, C895, C872, C899). The VCCP_NB path has four parallel branches, each with a 3x3 convolutional layer (C830, C199, C203, C826) followed by a 3x3 max pooling layer (C874, C827, C827, C827). The outputs of both paths are combined into a single output layer.

VCORE

- C880 C22u6 3X/6
- C217 C22u6 3X/6
- C218 C22u6 3X/6
- C876 C22u6 3X/6
- C884 C22u6 3X/6
- C232 C22u6 3X/6
- C229 C22u6 3X/6
- C230 C22u6 3X/6
- C867 C22u6 3X/6

VCCP_NB

- C835 C22u6 3X/6
- C823 C22u6 3X/6
- C80 C22u6 3X/6
- C825 C22u6 3X/6
- C81 C22u6 3X/6

VCCP_DDR

- C852 C22u6 3X/6
- C236 C22u6 3X/6
- C222 C22u6 3X/6
- C210 C22u6 3X/6
- C205 X C22u6 3X/6
- C219 X C22u6 3X/6
- C859 X C22u6 3X/6

CPU_P8

- C335 C22u6 3X/6
- C331 C0 22u16X5/4
- C330 C0 22u16X5/4
- C329 C0 1u16X/4
- C901 10u6 3X/6

BOTTOM SIDE

VCC

C122	C22u6 3X/6
C123	C22u6 3X/6
C184	C22u6 3X/6
C848	C22u6 3X/6
C212	C22u6 3X/6
C213	C22u6 3X/6
C877	C22u6 3X/6
C172	C22u6 3X/6
C847	C22u6 3X/6
C231	C22u6 3X/6
C883	C22u6 3X/6
C892	C22u6 3X/6
C856	C180p50N/4
C843	C22u6 3X/6
C849	C22u6 3X/6
C868	X C22u6 3X/6
C878	C22u6 3X/6
C112	X C22u6 3X/6
C125	X C22u6 3X/6
C846	X C22u6 3X/6
C137	X C22u6 3X/6
G147	X C22u6 3X/6
C837	X C22u6 3X/4
C928	X C22u6 3X/4
C929	X C22u6 3X/4
C927	X C22u6 3X/4
C926	X C22u6 3X/4
C925	X C22u6 3X/4
C924	X C22u6 3X/4
C923	X C22u6 3X/4
C922	X C22u6 3X/4
C921	X C22u6 3X/4
C972	X C22u6 3X/4
C891	X C22u6 3X/4

VCC_NB

C824	C22u6 3X/6
C92	C22u6 3X/6
C200	C22u6 3X/6
C815	C22u6 3X/6
C679	C22u6 3X/6
C821	C22u6 3X/6
C201	C22u6 3X/6
C86	C22u6 3X/6
C902	C22u6 3X/6
C85	C22u6 3X/6
C807	C180p50N/4
C818	X C22u6 3X/4
C793	X C22u6 3X/4
C792	X C22u6 3X/4
C809	X C22u6 3X/4
C794	X C22u6 3X/4
C804	X C22u6 3X/4
C832	X C22u6 3X/4
C811	X C22u6 3X/4
C796	X C22u6 3X/4
C806	X C22u6 3X/4
C814	X C22u6 3X/4
C805	X C22u6 3X/4
C806	X C22u6 3X/4
C802	X C0 22u16X5/4
C795	X C0 22u16X5/4
C800	X C0 22u16X5/4
C789	X C0 22u16X5/4
C798	X C0 22u16X5/4
C788	X C0 22u16X5/4
C813	X C0 22u16X5/4
C820	X C0 22u16X5/4
C803	X C0 22u16X5/4
C791	X C0 22u16X5/4
C797	X C180p50N/4
C891	X C180p50N/4

VCC_DDR

C810	C0 22u16X5/4
C190	C180p50N/4
C860	X C22u6 3X/6
C239	X C22u6 3X/6
C191	X C22u6 3X/6
C870	X C22u6 3X/4
C353	X C22u6 3X/4
C241	X C22u6 3X/4
C240	X C22u6 3X/4
C831	X C22u6 3X/4
C816	X C22u6 3X/4
C871	X C22u6 3X/4
C875	X C22u6 3X/4
C799	X C0 22u16X5/4
C817	X C0 22u16X5/4
C886	X C180p50N/4
C886	X C180p50N/4
C221	X C1u16X6
C272	X C0 1u16X4
C259	X C0 1u16X4
C207	X C0 1u16X4
C186	X C0 1u16X4
C182	X C0 1u16X4
C195	X C0 1u16X4
C209	X C0 1u16X4
C192	X C0 1u16X4

VCCP_NB_S5

C220, C22u6 3X/6

C299, C0 22u16X5/4

CPU_VDDP_S5

C333, 10u6 3X/6

C321, C0 22u16X5/4

CPU_1P8

C893, C0 22u16X5/4

3VSB

C315, C0 22u16X5/4

VCCP_NB_S5

C220 6.3X/6

C299

CPU_VDDP_S5

C333 10u6.3X/6


C321

CPU_1P8


C893

3VSB


C315



ZIF-SOCKET1331



ZIF-SOCKET1331



Size	Document Number	Rev
	MS-7C58	10

48 CPU I/O#

R1391 X R12
R1392 X OR4

MEC6
MEC5
MEC4
MEC3
MEC2
MEC1

AN1
AN4
AN22
AN25
AN28
AN31
AN34
AN35
AN37
AP6
AP24
AP27
AP90
AP33
AP35
AP36
AP39
AR5
AR8
AR11
AR14
AR17
AR23
AR26
AR27
AR29
AR30
AR32
AR34
AR35
AR38
AT1
AT7
AT10
AT13
AT16
AT22
AT26
AT27
AT28
AT29
AT31
AT32
AT33
AT34
AT37
AU18
AU21
AU24
AU26
AU27
AU30
AU33
AU36
AU39
AV2
AV17
AV20
AV23
AV26
AV29
AV32
AV35
AV38
AW4
AW7
AW10
AW13
AW16
AW19
AW22
AW25
AW28
AW31
AW34
AW37
AF28
AF30
AG1
AG4
AG8
AG9
AG11
AG13
AG15
AG17
AG19
AG21
AG23
AG25
AG27
AG28
AG29
AG30
AG31
AG32
AH10
AH12
AH14
AH16
AH18
AH20
AH22
AH24
AH26
AH28
AH29
AH30
AH33
AJ5
AJ8
AJ9
AJ13
AJ23
AJ25
AJ26
AJ27
AJ28
AJ29
AJ32
AJ35
AJ36
AJ38

VSS 275
VSS 276
VSS 277
VSS 278
VSS 279
VSS 280
VSS 281
VSS 282
VSS 283
VSS 284
VSS 285
VSS 286
VSS 287
VSS 288
VSS 289
VSS 290
VSS 291
VSS 292
VSS 293
VSS 294
VSS 295
VSS 296
VSS 297
VSS 298
VSS 299
VSS 300
VSS 301
VSS 302
VSS 303
VSS 304
VSS 305
VSS 306
VSS 307
VSS 308
VSS 309
VSS 310
VSS 311
VSS 312
VSS 313
VSS 314
VSS 315
VSS 316
VSS 317
VSS 318
VSS 319
VSS 320
VSS 321
VSS 322
VSS 323
VSS 324
VSS 325
VSS 326
VSS 327
VSS 328
VSS 329
VSS 330
VSS 331
VSS 332
VSS 333
VSS 334
VSS 335
VSS 336
VSS 337
VSS 338
VSS 339
VSS 340
VSS 341
VSS 342
VSS 343
VSS 344
VSS 345
VSS 346
VSS 347
VSS 348
VSS 349
VSS 350
VSS 351
VSS 352
VSS 353
VSS 354
VSS 355
VSS 356
VSS 357
VSS 358
VSS 359
VSS 360
VSS 361
VSS 362
VSS 363
VSS 364
VSS 365
VSS 366
VSS 367
VSS 368
VSS 369
VSS 370
VSS 371
VSS 372
VSS 373
VSS 374
VSS 375
VSS 376
VSS 377
VSS 378
VSS 379
VSS 380
VSS 381
VSS 382
VSS 383
VSS 384
VSS 385
VSS 386
VSS 387
VSS 388
VSS 389
VSS 390
VSS 391
VSS 392
VSS 393
VSS 394
VSS 395
VSS 396
VSS 397
VSS 398


GND


AM4
PART 9 OF 9

VSS 203
VSS 204
VSS 205
VSS 206
VSS 207
VSS 208
VSS 209
VSS 210
VSS 211
VSS 212
VSS 213
VSS 214
VSS 215
VSS 216
VSS 217
VSS 218
VSS 219
VSS 220
VSS 221
VSS 222
VSS 223
VSS 224
VSS 225
VSS 226
VSS 227
VSS 228
VSS 229
VSS 230
VSS 231
VSS 232
VSS 233
VSS 234
VSS 235
VSS 236
VSS 237
VSS 238
VSS 239
VSS 240
VSS 241
VSS 242
VSS 243
VSS 244
VSS 245
VSS 246
VSS 247
VSS 248
VSS 249
VSS 250
VSS 251
VSS 252
VSS 253
VSS 254
VSS 255
VSS 256
VSS 257
VSS 258
VSS 259
VSS 260
VSS 261
VSS 262
VSS 263
VSS 264
VSS 265
VSS 266
VSS 267
VSS 268
VSS 269
VSS 270
VSS 271
VSS 272
VSS 273
VSS 274
VSS 275
VSS 276
VSS 277
VSS 278
VSS 279
VSS 280
VSS 281
VSS 282
VSS 283
VSS 284
VSS 285
VSS 286
VSS 287
VSS 288
VSS 289
VSS 290
VSS 291
VSS 292
VSS 293
VSS 294
VSS 295
VSS 296
VSS 297
VSS 298
VSS 299
VSS 300
VSS 301
VSS 302
VSS 303
VSS 304
VSS 305
VSS 306
VSS 307
VSS 308
VSS 309
VSS 310
VSS 311
VSS 312
VSS 313
VSS 314
VSS 315
VSS 316
VSS 317
VSS 318
VSS 319
VSS 320
VSS 321
VSS 322
VSS 323
VSS 324
VSS 325
VSS 326
VSS 327
VSS 328
VSS 329
VSS 330
VSS 331
VSS 332
VSS 333
VSS 334
VSS 335
VSS 336
VSS 337
VSS 338
VSS 339
VSS 340
VSS 341
VSS 342
VSS 343
VSS 344
VSS 345
VSS 346
VSS 347
VSS 348
VSS 349
VSS 350
VSS 351
VSS 352
VSS 353
VSS 354
VSS 355
VSS 356
VSS 357
VSS 358
VSS 359
VSS 360
VSS 361
VSS 362
VSS 363
VSS 364
VSS 365
VSS 366
VSS 367
VSS 368
VSS 369
VSS 370
VSS 371
VSS 372
VSS 373
VSS 374
VSS 375
VSS 376
VSS 377
VSS 378
VSS 379
VSS 380
VSS 381
VSS 382
VSS 383
VSS 384
VSS 385
VSS 386
VSS 387
VSS 388
VSS 389
VSS 390
VSS 391
VSS 392
VSS 393
VSS 394
VSS 395
VSS 396
VSS 397
VSS 398
VSS 399
VSS 400
VSS 401
VSS 402
VSS 403
VSS 404
VSS 405
VSS 406
VSS 407
VSS 408
VSS 409
VSS 410
VSS 411
VSS 412
VSS 413
VSS 414
VSS 415
VSS 416
VSS 417
VSS 418
VSS 419
VSS 420
VSS 421
VSS 422
VSS 423
VSS 424
VSS 425
VSS 426
VSS 427
VSS 428
VSS 429
VSS 430
VSS 431
VSS 432
VSS 433
VSS 434
VSS 435
VSS 436
VSS 437
VSS 438
VSS 439
VSS 440
VSS 441
VSS 442
VSS 443
VSS 444
VSS 445
VSS 446
VSS 447
VSS 448
VSS 449
VSS 450
VSS 451
VSS 452
VSS 453
VSS 454
VSS 455
VSS 456
VSS 457
VSS 458
VSS 459
VSS 460
VSS 461
VSS 462
VSS 463
VSS 464
VSS 465
VSS 466
VSS 467
VSS 468
VSS 469
VSS 470
VSS 471
VSS 472
VSS 473
VSS 474
VSS 475
VSS 476
VSS 477
VSS 478
VSS 479
VSS 480
VSS 481
VSS 482
VSS 483
VSS 484
VSS 485
VSS 486
VSS 487
VSS 488
VSS 489
VSS 490
VSS 491
VSS 492
VSS 493
VSS 494
VSS 495
VSS 496
VSS 497
VSS 498
VSS 499
VSS 500
VSS 501
VSS 502
VSS 503
VSS 504
VSS 505
VSS 506
VSS 507
VSS 508
VSS 509
VSS 510
VSS 511
VSS 512
VSS 513
VSS 514
VSS 515
VSS 516
VSS 517
VSS 518
VSS 519
VSS 520
VSS 521
VSS 522
VSS 523
VSS 524
VSS 525
VSS 526
VSS 527
VSS 528
VSS 529
VSS 530
VSS 531
VSS 532
VSS 533
VSS 534
VSS 535
VSS 536
VSS 537
VSS 538
VSS 539
VSS 540
VSS 541
VSS 542
VSS 543
VSS 544
VSS 545
VSS 546
VSS 547
VSS 548
VSS 549
VSS 550
VSS 551
VSS 552
VSS 553
VSS 554
VSS 555
VSS 556
VSS 557
VSS 558
VSS 559
VSS 560
VSS 561
VSS 562
VSS 563
VSS 564
VSS 565
VSS 566
VSS 567
VSS 568
VSS 569
VSS 570
VSS 571
VSS 572

VSS 73
VSS 74
VSS 75
VSS 76
VSS 77
VSS 78
VSS 79
VSS 80
VSS 81
VSS 82
VSS 83
VSS 84
VSS 85
VSS 86
VSS 87
VSS 88
VSS 89
VSS 90
VSS 91
VSS 92
VSS 93
VSS 94
VSS 95
VSS 96
VSS 97
VSS 98
VSS 99
VSS 100
VSS 101
VSS 102
VSS 103
VSS 104
VSS 105
VSS 106
VSS 107
VSS 108
VSS 109
VSS 110
VSS 111
VSS 112
VSS 113
VSS 114
VSS 115
VSS 116
VSS 117
VSS 118
VSS 119
VSS 120
VSS 121
VSS 122
VSS 123
VSS 124
VSS 125
VSS 126
VSS 127
VSS 128
VSS 129
VSS 130
VSS 131
VSS 132
VSS 133
VSS 134
VSS 135
VSS 136
VSS 137
VSS 138
VSS 139
VSS 140
VSS 141
VSS 142
VSS 143
VSS 144
VSS 145
VSS 146
VSS 147
VSS 148
VSS 149
VSS 150
VSS 151
VSS 152
VSS 153
VSS 154
VSS 155
VSS 156
VSS 157
VSS 158
VSS 159
VSS 160
VSS 161
VSS 162
VSS 163
VSS 164
VSS 165
VSS 166
VSS 167
VSS 168
VSS 169
VSS 170
VSS 171
VSS 172
VSS 173
VSS 174
VSS 175
VSS 176
VSS 177
VSS 178
VSS 179
VSS 180
VSS 181
VSS 182
VSS 183
VSS 184
VSS 185
VSS 186
VSS 187
VSS 188
VSS 189
VSS 190
VSS 191
VSS 192
VSS 193
VSS 194
VSS 195
VSS 196
VSS 197
VSS 198
VSS 199
VSS 200
VSS 201
VSS 202

MSI
ZIF SOCKET 1391







DIMM SLOT PN BY SPEC

2018/5/13

The footprint of DIMM1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment




2018/5/13

The footprint of DIMM1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment


DDR VREF

(place resistors close to DIMMs)





DDR VREF

(place resistors close to DIMMs)



2018/5/13


The footprint of DIMMB1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment



2018/5/13

The footprint of DIMMB1 is changed to DDRIV_D288_1_T_7A17 by the latest result from Ryan's comment

2019/4/26
B450 SKU is added by PM spec updated



Appendix G SATA Port to DEVSLP Mapping

SATA port	DEVSLP signal
SATA_TX/RXP[N][0]	DEVSLP0
SATA_TX/RXP[N][1]	DEVSLP1
SATA_TX/RXP[N][2]	DEVSLP2
SATA_TX/RXP[N][3]	DEVSLP3
SATAE_TX/RXP[N][0]	SATAE_CLKREQ0N
SATAE_TX/RXP[N][1]	DEVSLP4
SATAE_TX/RXP[N][2]	SATAE_CLKREQ1N
SATAE_TX/RXP[N][3]	DEVSLP5

Appendix F SATA Port to SATA LED Mapping

SATA port	SATA LED
SATA_TX/RXP[N][0]	SATALED0
SATA_TX/RXP[N][1]	SATALED1
SATA_TX/RXP[N][2]	SATALED2
SATA_TX/RXP[N][3]	SATALED3
SATAE_TX/RXP[N][0]	SATALED4
SATAE_TX/RXP[N][1]	SATALED5
SATAE_TX/RXP[N][2]	SATALED6
SATAE_TX/RXP[N][3]	SATALED7

2019/7/18 (1.1 only)
The name of net is changed from SATA_LED# to PM_SATA_LED# by SATA ACT L function fails with Matisse

AMD 300-Series Chipsets, "Promontory" Sub-Family
Data Sheet

55553 Rev. 1.10 May 2018

Appendix C Port Mapping for Different Bus Models


BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0	USB_HSD Port0~5	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM3	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1	CLK0~1
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

msi MICRO-STAR INT'L CO.,LTD.

Promontory-PCIE/SATA/SATAE

Size Document Number MS-7C58 Rev 10
Date: Monday, November 11, 2019/ Sheet 14 of 55



2018/5/9
R635, R634, R633, R916 are deleted and then RN11 is added by cost reduction.
2018/5/9
R917, R632, R918, R631 are deleted and then RN12 is added by cost reduction.

55553 Rev. 1.10 May 2018

AMD 300-Series Chipsets, "Promontory" Sub-Family Data Sheet

Appendix D USB Port to OC Pin Mapping

USB3.1	USB2.0	USB_OC
USB_SSP_TXP/N[0]	USB_HSDP/N[5]	USB_OC0N
USB_SSP_TXP/N[1]	USB_HSDP/N[0]	USB_OC1N
USB3.0	USB2.0	USB_OC
USB_SS_TXP/N[0]	USB_HSDP/N[10]	USB_OC2N
USB_SS_TXP/N[1]	USB_HSDP/N[11]	USB_OC3N
USB_SS_TXP/N[2]	USB_HSDP/N[6]	USB_OC4N
USB_SS_TXP/N[3]	USB_HSDP/N[7]	USB_OC5N
USB_SS_TXP/N[4]	USB_HSDP/N[8]	USB_OC6N
USB_SS_TXP/N[5]	USB_HSDP/N[9]	USB_OC7N
	USB_HSDP/N[1]	USB_OC7N
	USB_HSDP/N[2]	USB_OC7N
	USB_HSDP/N[3]	USB_OC7N
	USB_HSDP/N[4]	USB_OC7N
	USB_HSDP/N[12]	USB_OC7N
	USB_HSDP/N[13]	USB_OC7N

AMD 300-Series Chipsets, "Promontory" Sub-Family Data Sheet

55553 Rev. 1.10 May 2018


Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM3	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7

Appendix E GPP Port to GPP_CLK*N Pin Mapping

GPP Clock	CLKREQ#
GPP_CLKP/N[0]	GPP_CLKREQ0N
GPP_CLKP/N[1]	GPP_CLKREQ1N
GPP_CLKP/N[2]	GPP_CLKREQ2N
GPP_CLKP/N[3]	GPP_CLKREQ3N
GPP_CLKP/N[4]	GPP_CLKREQ4N
GPP_CLKP/N[5]	GPP_CLKREQ5N
GPP_CLKP/N[6]	GPP_CLKREQ6N
GPP_CLKP/N[7]	GPP_CLKREQ7N


AMD 300-Series Chipsets, "Promontory" Sub-Family
Data Sheet

55553 Rev. 1.10 May 2018

Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM3	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port0	USB_HSD Port0~5 USB_HSD Port0, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM3	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7






5.5A at +12V
3A at VCC3
375mA at 3VSB

PCI EXPRESS x16 Slot

2019/5/15

The text of PCI_E1 & PCI_E2 are swapped by PM's comment


0.5A at +12V
3A at VCC3
375mA at 3VSB




PROM RESET

Co-lay FCH Reset for meet FCH sequence. See 55553. PCIERST#_PCIE3 for PCI_E3(PCIEx1)
PCIERST#_PCI for ASM1083(PCI Bridge)


SMBus separate circuit



PCI Slot




PCI Slot		
+12V		- 0.5 A
+VCC3		- 7.6A
+VCC5		- 5A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA





N11-1200541-C67
IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

PCI EXPRESS x1 Slot

0.5A at +12V
3A at VCC3
375mA at 3VSB







POWER ON STRAPPING PIN FOR NCT6797/6795

PIN	6797/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TESTMODE1_EN	SOUTB	DISABLE TESTMODE	ENABLE TESTMODE	LRESET
15	DDR4_EN	DDR4_EN	Disable	Enable	
27	ESPI_EN	ESPI_EN	LPC	ESPI	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	FANOUT_DEF_EN	DTRA#	default 50%	default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	6795 TESTMODE_EN 6797 GP40	TESTMODE0	6795 DISABLE TESTMODE	6795 ENABLE TESTMODE	INTERNAL RSMRST

Note: If PIN34 strapping low, BIOS must programming LPT or GPIO



**msi** MICRO-STAR INT'L CO.,LTD.

Title

SIO NCT6797D

Size

Document Number


MS-7C58

Date: Monday, November 11, 2019

Sheet 22 of 55


Rev 10

HW Monitor - Voltage




Thermal Monitor


For CPU Under Socket






For System Close to SIO




COM PORT



PARALLAL PORT




FAN(direct PWM mode)



2019/4/15
U2, C5, R8, C9, C23 are deleted; R1517, R1518, Q149 are added; R4 is changed to 2.2Kohm by PM spec.

2019/4/15
C13 is changed from 22uF to 10uF; D5, C10, C6 are deleted by the latest module circuit


2018/5/9
R1517, R1518, R4 are deleted and then RN13 is added by cost reduction.



2019/4/15
U3, C14, R21, C20, C32 are deleted; Q150, R1520, R1519 are added; R20 is changed to 2.2Kohm by PM spec


2019/4/15
C29 is changed from 22uF to 10uF; D8, C21, C15 are deleted by the latest module circuit

2018/5/9
R1520, R1519, R20 are deleted and then RN14 is added by cost reduction.




PS2

TVS P/N:
D0G-45B0510-I14




layout note:
C21 must close to TVS pin5
TVS must near KB_MS1 connector and route without branch
Varistor must close to TVS and route without branch



2019/4/10
KB_MS1 is changed to N56-12F0151-H06 by PM spec.

RTL8111G/RTL8111H Giga LAN







8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15



Type B: ALC892/887

Follow APU power well

CA14 closed PIN25
CA31 closed PIN38
CA30 closed PIN38

11mA

Closed Codec

CA28

X 10u6.3X/6

CA18

C0.1u16X/4

UA1

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289


290

00205363 MS1
RD(C)20200706

Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)


2019/5/8
RA13 pull up to VCC3 by module circuit



Digital


Analog

2019/5/23
RA15 is changed from 1Kohm to 0ohm by module circuit




2019/7/25
RA14, RA13, QA2, QA3, RA15, CA7, RA19, RA20, QA7, CA15, RA10, RA11, QA1, RA30, RA29, QA6 are unstuffed by PM request (2019/7/24)

20181203
Remove Audio LED,
RA73、RA71、RA72、RA74、RA75、RA76、LEDA4、LEDA2、LEDA3、LEDA6、LEDA5、LEDA7、QA4、QA5 unstuff.




Change P/N by PM SPEC





2019/4/26
The pin1 of MH3, MHA1 are changed to GND by CND rule

2019/7/19 (1.1 only)
The footprint of MH3, MHA1 are changed from HOLES_4S to Holes_4s_CND by Eric's comment (2019/7/17)

USB Power






APU_USB_OC




	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0

USB 3.1 GEN1





2019/7/3
R177, R163, Q32 are unstuffed by USB OC fail




2019/4/30
EC12 is changed to C71-56106K1-A05 by PM spec updated

2019/5/3
EC12 is moved to page25 by cost reduction


USB3.1 GEN1



2019/4/10
USB2 is changed to N53-18M0091-F02 by PM spec.




2019/7/3
R394, R376, Q75 are unstuffed by USB OC fail




2019/4/30
EC30 is changed to C71-56106K1-A05 by PM spec updated

2019/5/3
EC30 is moved to page25 by cost reduction





Front USB2.0




Front USB3.1 GEN1









SATA Connector




VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)






2016.01.11 Dual MOS change to single MOS,reduce CM noise by EMI Suggestion




For EMI



Note: 7C52-02S are all no unstuff expect for DVI1, FSV1, CV38, VGA_DVI1
If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtrating
20181203: Uv1 change to B0B-6516B3C-115, FW改善省電.

change power net (0301)

VGA_DVI1 is changed to N58-43F0111-EB6 by PM spec.




Vendor suggest 22ohm for better I2C quality



20160525


5VDIMM FOR DDR



2019/5/8
R2402 is added by Ryan's comment

```
28 DIMM_VCCDRV << DIMM_VCCDRV
28 DIMM_SBDV << DIMM_SBDV
```


5VDUAL For 3VSB、CPU 1.8V、VDDP



For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.

2019/4/17
R60, C79, Q9, R55, C67 are deleted by Ryan's comment

3VSB cost down



2019/4/18
R59, Q2, R62, Q81, R114 are deleted
by Ryan's comment

2DIMM :1.12A FOR DDR VPP2.5V

Input Current= $I_{out} \cdot \sqrt{((V_{out}/V_{in}) \cdot (1-V_{out}/V_{in}))} = 1.5A$

2019/4/12

U34 is changed from MP2143 to MP2333; L29, C443 are deleted and C1992 is added by Ryan's comment

Switch Frequency
Default 1.2MHz
Current Limit 4A

I_{max}: 1.12A

181220:Modify to 0.1uF

Tss=Css*2Vref/Iss
6.8*2*0.805/7.3=1.499ms


If Change EN pull up Resistor pls check I_{ener} <40uA
internal have 35Kohm

2019/4/12

R351 is changed from 2.2Kohm to 100Kohm; R347 is changed from 3.3Kohm to 82kohm; C310 is unstuffed by MP2333 solution

2019/5/7

R351 is changed from 100kohm to 3.3Kohm; R347 is changed from 82Kohm to 2.2Kohm by Ryan's comment



Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to V_{in} limits the EN input current below 40uA to prevent damage to the Zener diode. For example, when connecting a 604kΩ pull-up resistor to 12V V_{IN}, $I_{Zener} = (12V - 2.8V) / (604k\Omega + 35k\Omega) = 14\mu A$.





Figure 2: Zener Diode between EN and GND

2019/4/12

R1500, R1501, R1498, Q36, Q31, R731, R239 are added by MP2333 solution



DDR4_1.2V
15.5A+4.75A+0.6A=20.85A

15.5A FOR CPU
4.75A FOR 2DIMM
0.6A FOR DDR VTT

R178: 280K * OCP實測28.8A.

Choose a current limit setting resistor via the following equation:
 $R_{LIMIT} = I_{LIMIT} \times R_{DS(ON)} \times 10 / 5\mu A$

$I_{OCP} = 20.85A \times 1.3 = 27.105A$
 $R_{LIMIT} = I_{OCP} \times R_{DS(on)}(low) \times 10 / 5\mu$
 $= 27.105 \times 3.9m \times 10 / 5\mu$
 $= 211.419Kohm$


$I_{in} = (I_{OCP} \times V_{out}) / (0.8 \times V_{in})$
 $= (27.105A \times 1.21) / (0.8 \times 5)$
 $= 8.199A$

$I_{rms} = I_{out} \times \sqrt{(V_{out}/V_{in}) \times (1 - (V_{out}/V_{in}))}$
 $= 20.85 \times \sqrt{(0.183436)}$
 $= 8.929936A$

$I_{rms} = I_{out} \times \sqrt{D/N - (D)^2}$
VCCDDR:
 $D = V_{out}/V_{in} = 1.2/5 = 0.24$
 $N = \text{Phase number} = 1$
 $= 20.85A \times \sqrt{(0.24 - 0.0576)}$
 $= 5.21A$

VID	Reference Voltage (V)
H	0.675
L	0.75

2V



By layout modify

2019/4/11
 EC5 is deleted; C115 is stuffed, C1538 is stuffed by Ryan's comment

2019/4/30
 EC6 is changed to C71-56106K1-A05 by PM spec updated

$$V_{DDQ}(\text{valley}) = V_{REF} \times \left(1 + \left(\frac{R1}{R2}\right)\right)$$

$$V_{out} = V_{ref} \times (1 + R1/R2)$$

$$= 0.75 \times (1 + 1/1.62)$$

$$= 1.213v$$

Default = 1.21V


2019/4/17
 R181 is changed from 1.24kohm to 1.62kohm by same as 400 series from Ryan's comment

$$L = \frac{t_{ON} \times (V_{IN} - V_{DDQ})}{I_{IR} \times I_{LOAD(MAX)}}$$

$L = t_{ON} \times (V_{IN} - V_{DDQ}) / (I_{IR} \times I_{LOAD(MAX)})$
 $t_{ON} = 636.4456ns$
 $I_{IR} = 20\% \sim 40\%$
 $L: 0.63uH \sim 1.27uH????$

0.1uFx1 per dimm

Imax: 20.85A
1.2V



SM4503NHKPC-TRG Rdson(1ow)
4.5V: 3.9mohm ~ 5.1mohm

UPI VOLTAGE CONSOLE

0x26: RH=18K, RL=13K

2019/4/30
 EC18, EC19 are changed to C71-56106K1-A05 by PM spec updated.

FOR CPU 1.8V S5

0.5A

FOR VCCP_SOC_S5

0.9A

$0.5A + 2.0A + 0.9A = 3.4A$

CPU_1P8V_S5




CPU: VDD_18_S5@0.5A
CPU: VDDIO_Audio@0.25A
CHIP: VDD_18_S5@0.1A

CPU_1P8: 2.5A
CPU_VDDP_S5: 1A
CHIP_SOC_S5: 1A

FOR CPU 1.8V S0


2.0A

2019/4/12
L19, R479, R469, C423, C394 are deleted; R451 is changed from 2.2Kohm to 10Kohm; R445 is unstuffed; R472 is unstuffed; R1503, C1544, C1545, C1546, R1505 C1983 are added; U42 is changed to MP2329;
R1504, R1508, C1551 are reseed; C387 is changed from 0.1uF to 22uF by Ryan's comment




CPU: VDDP@8.5A

Input Current = $(8.5A \cdot 0.9V) / 12V / 0.8 = 0.8A$
 Choke Isat = 8A
 $I_{rms} = I_{out} \cdot \sqrt{(V_o/V_i) \cdot (1 - (V_o/V_i))}$
 $= 13A \cdot \sqrt{(0.9/12) \cdot (1 - (0.9/12))} = 3.42A$
 Choke Irms = 5 A



```
20180822
fix PG glitch when VCC3 ramp up, C386 stuff.
```




CPU: VDDP_S5@1A

2019/7/19
D28 is unstuffed by 7B86 v4.0 refered

6,34,37,38,39,40 APU_AM4R1>> D28 X_S1R8520S_40T1G VDDP_VSB_EN

2019/4/18
Q98 is deleted by Ryan's comment

C390 X_C0.1u16X/4



VRM_Enable circuit

$$I_b = (5 - 0.95) / 4.7k = 0.86mA$$

$$I_c = (5 - 0.2) / 22k = 0.218mA$$

$$I_b = (1.8 - 0.95) / 1k = 0.86mA$$

$$I_c = (5 - 0.2) / 47k = 0.102mA$$

$12 * (3/12.1) = 2.975V > 1V$
Make sure +12VIN connector plug in

ALL POWER GOOD MUX

2019/4/9
U40.5 is changed to 3VSB from VCC3 by same as X570.

checklist1.07

CPU VDDP NOT SUPPORT TYPE2


When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state.
If you're buffer use 3.3V_S0 and you need Pull-down 100K
If you're buffer use 3.3V_S5 and you don't need PD.

TYPE0_CPU_SEL:		CPU_VDDP_EN:	
1:TYPE 0		0:TYPE 2	
0:TYPE 2		1:TYPE 0	
6.39 TYPE0_CPU_SEL	>> G2	Q93 NN-2N7002DW	D2
VDDP_SEL1	>> D1		VDDP_SEL1
5.6.28.39.44 TYPE1_CPU_SEL	>> G1		
TYPE1_CPU_SEL:			
0:TYPE 0			
1:TYPE 2			

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0

S0 PG



S5 PG



2019/5/20
Q11.G2 and Q11.G1 are swapped by Ryan's comment

		BOOT VOLTAGE
SVC	SVD	Pre PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8


VR34 is changed to 46.4Kohm; VR32 is changed to 620ohm; VC10 is changed to 150pF, VC24 is changed to 47pF; VR44 is changed to 39Kohm; VR45 is changed to 6.04Kohm; VC16 is changed to 220pF; VR85 is changed to 910ohm; VR84 is changed to 1.62Kohm; VR80 is changed to 910ohm; VR79 is changed to 1.0Kohm; VR81 is changed to 1.0Kohm; VR82 is changed to 1.0Kohm; VR83 is changed to 1.0Kohm; VR7 is changed to 110ohm; VR83 is changed to 2.26Kohm; VR81 is changed to 100ohm; VR16, VR60 are changed to 110Kohm; VR76 is changed to 60.4Kohm; VR121 is changed to 2.1Kohm; VR78 is changed to 22.1Kohm; VR122 is changed to 133ohm; VR137 is added to 316ohm; VR69 is changed to 2Kohm; VR138 is changed to 120ohm; VR6 is changed to 22.6Kohm; VR68 is changed to 1.0Kohm; VR74 is changed to 16Kohm; VR75 is changed to 3.48Kohm; VR72 is changed to 9.53Kohm; VR73 is changed to 10ohm by Vendor's suggestion.





VR85 is changed from 910 ohm 750ohm and VR64 is changed from 1.62Kohm to 1.27Kohm

VR_HOT# pull low when $T > 110^{\circ}\text{C}$
VR_HOT# pull high when T drop to 90°C
Choose VRHOT_LOW= $51\% \cdot \text{VCC}$ and VRHOT_HYS= $5\% \cdot \text{VCC}$

VR80 is changed from 910ohm to 1.3kohm and
VR79 is changed from 1.62Kohm to 2.21kohm



VR70 is changed to 12.1Kohm; VR71 is changed to 130ohm; VR82 is changed to 10Kohm; VR66 is changed to 430ohm; VR83 is changed to 2.8Kohm; VR81 is changed to 110ohm; VR34 is changed to 41.2Kohm; VR32 is changed to 1.27Kohm by VCORE_OCP=155A



2019/4/18
VC3, VC27 are changed from 1uF/6.3V to 1uF/16V; VC5 is changed from 0603 type to 0402 type by "PN_190325" rule

```
VCORE IccMAX: 125A =>OCP=>155A
VCC_NB IccMAX: 75A =>OCP=> 90A
```

SMB Address: 0X40

```
VCORE IccMAX: 125A =>OCP=>155A
VCC_NB IccMAX: 75A =>OCP=> 90A
```

SET1 control ICCMAX, OCP setting
SET2 control Internal compensation

VCORE 95W TDC:80A EDC:125A
VCORE 65W TDC:65A EDC:95A

2019/4/10
VRM passed to follow up PM spec

2019/4/11
CHOKES, CHOKE6, CHOKE4 are changed to L04-22B7601-T15 by Ryan's comment



2019/4/11
VQ13, VQ14, VQ10 are changed to D03-4337N0C-ST8 and VQ15, VQ16, VQ17, VQ18, VQ11, VQ12 are changed to D03-4503N0C-ST8 by Ryan's comment(same as 7A36-3.0)

2019/4/25

VC44, VC40, VC41 are changed to 0.1uF; VR105, VR106, VR97, VR99 are changed to 2.32Kohm; VR139, VR140, VR141 are added to 2.26Kohm by vendor's suggestion



0.00625V~1.55V

I_{max}: 125A



2019/4/30

EC40, EC42, EC45, EC46, EC47, EC48 are changed to C71-56106K1-A05 by PM spec updated




VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A


2019/4/10
VRM passed to follow up PM spec

2019/4/11
CH0KE7, CH0KE8 are changed to L04-22B7601-T15 by Ryan's comment

2019/4/11
VQ20, VQ24, VQ21, VQ25 are changed to D03-4337N0C-ST8 and VQ22, VQ26, VQ19, VQ23 are changed to D03-4503N0C-ST8 by Ryan's comment (same as 7A36-3.0)



2019/4/25
VC45, VC51 are changed to 0.1uF; VR114, VR108 are changed to 2.32Kohm; VR142, VR144 are added to 2.26Kohm by vendor's suggestion



2019/4/22
EC49 is deleted by Ryan's comment


2019/4/30
EC43, EC44, EC50 are changed to C71-56106K1-A05 by PM spec updated

FOR VCCP_SOC_S5
0.9A


TYPE0 Only

S5_MUX_CTRL
HIGH:S0
LOW: S3/S5

H: +VDDCR_FCH_ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V),VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB



(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0



CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA		0	0
SR	2	1	1
RV/ZP	3	1	0

CPU VCCP_NB_S5 ONLY SUPPORT TYPE0

Over Voltage Control IC

2019/4/23
U62, R616, R614 are deleted by Ryan's comment
除非超壓對功能有任何幫助,否則不上NCT3933與開超壓選項

2019/4/11
U64, C570, R618, R621 are deleted by Ryan's comment


UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0X28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

0x26: RH=18K, RL=13K

0x20: RH=10K, RL=OPEN

0x2A: RH=OPEN, RL=10K



uP6273 CURRENT SENSE

20181107
cost down-remove 12VIN OCP

2019/4/11

R1083, R1080, C973, R1079, U101, C914, C915, R1060, C919, C916, R1071, R1072, C917, C918, R1066, R43, Q6, Q12, R61 are deleted by Ryan's comment


V_{CORE} EDG MAC 125A
NB EDC MAX75A

CPU POWER CONNECTOR

2019/4/11
CPU_PWR1 is changed to N93-04M0441-H06 by PM spec.

2019/4/11
CHOKE1, SP1, SP2 are deleted by Ryan's comment

I_{max}:27.311A



2019/4/30

EC1, EC10, EC16, EC28 are changed to C71-27117Y1-A05 by PM spec updated.

$$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$$

CORE:

$$D = V_{out}/V_{in} = 1.4/12 = 0.1166$$

$$N = \text{Phase number} = 3$$

$$= 125A * \sqrt{0.0388 - 0.0136}$$

$$= 19.8A$$


NB:

$$D = V_{out}/V_{in} = 1.4/12 = 0.1166$$

$$N = \text{Phase number} = 2$$

$$= 75A * \sqrt{0.0583 - 0.0136}$$

$$= 15.8A$$



Close Power Connector

D=Vout/Vin		
V _{in} =	12	> input voltage
V _{out} =	1.5	> output Vcore
D =	0.125	

I _o = Icore(max)*0.8		
I _{core(max)} =	125	> Vcore current
I _{avg.} =	100	A

I _{ripple} = { I _o *√D*√(1-D) } / Phase		
Phase =	3	phase
I _{ripple} =	11.02396	A

How many pcs. Of Cap.		
I _{ripple(cap)} =	5000	m A
CO _{TEMP} =	1	
Input Cap. =	3	pcs.

For Vcore

D=Vout/Vin		
V _{in} =	12	> input voltage
V _{out} =	1.2	> output Vcore
D =	0.1	

I _o = Icore(max)*0.8		
I _{core(max)} =	75	> Vcore current
I _{avg.} =	60	A

I _{ripple} = { I _o *√D*√(1-D) } / Phase		
Phase =	2	phase
I _{ripple} =	9	A

How many pcs. Of Cap.		
I _{ripple(cap)} =	5000	m A
CO _{TEMP} =	1	
Input Cap. =	2	pcs.

For NB

msi MICRO-STAR INT'L CO.,LTD.


Title CPU PWR CONN

Size Document Number
MS-7C58

Date: Monday, November 11, 2019

Sheet 45 of 55

Rev
10





2019/4/11
R250, Q29 are deleted and R904 is stuffed
by Ryan's comment

2019/4/30
EC24 is changed to C71-1011721-A05
by PM spec updated.



2019/4/30
EC38 is changed to C71-56106K1-A05
by PM spec updated

2019/5/13
EC38 is deleted by Ryan's comment




2019/7/18 (1.1 only)
R2407, R2406, Q156, R2405 are added by SATA_ACT_L function fails with Matisse

del voltage measure point



EZ Debug LED



2019/5/2
R227, CPU_LED1, Q79, R223, DRAM_LED1, Q41, R230, R240, VGA_LED1, Q42, R236, R248, BOOT_LED1, Q45, R244 are unstuffed by PM spec updated.

2019/6/21
R225, R228, R234, R241 are unstuffed by PM request

GPIO	GPIO97	GPIO98	GPIO99	GPIO100
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

LED Control by SIO

1.0 SPEC Removed

DDR LED


Removed P/N by PM SPEC

PCI Express LED Control

Removed P/N by PM SPEC

2019/6/21
R491, GPU_LED1, Q70, R391 are unstuffed by PM request


AM4 APU Detect LED Circuit




Bottom LED

Removed P/N by PM SPEC



LED	x16	x8	x4
PCIE2	Red	White	White
GPIO	EGPIO95	EGPIO96	
亮	GPO PO HIGH	GPO PO HIGH	
滅	GPI (default LOW)	GPI (default LOW)	




Moat Cap



SVI12







Bypass MLCC




GFX



DVI






RTC & Clear CMOS Circuit




2019/4/10
VBAT_1 => TP_BAT1

2018/10/29
update to G3下可clean CMOS.




Slave Address:
11010000, Write, D0
11010001, Read, D1




HDMI CONNECTOR

For HDMI 1.4


2019/4/10
HDMI is added by PM spec.




AUX Level Shifter




HPD Circuit






Connector Power



Connector




For EMI





M.2 Connector


3.3V@2.5A



M.2 Switch




HEAT SINK




2019/7/19 (1.1 MP only)
PM_HS1_Silver 導入 05S/06S 的 MP BOM by PM request

2019/4/30
B450 SKU is added by PM spec updated

CPU Socket




2019/5/8
SPI_32 is added by PM spec updated



2019/5/8
DVI1 is added by PM spec updated



Simulation




MANUAL PART

2019/5/21
MKT1, MKT2, MKT3 are modified by PM updated




2019/4/26
The pin1 of MH4, MH6, MH1, MH2 are changed to GND by CND rule
2019/7/19 (1.1 only)
The footprint of MH4, MH6, MH1, MH2 are changed from HOLES_4S to Holes_4s_CND by Eric' s comment(2019/7/17)


Optics Orientation Holes



5010



5020



OPT	Configure	BOM	Function